


Sl No	Particulars		
1	Name of the Candidate	Dr. Meghana Kulkarni	
2	Address of the parent institution	Dept. of PG Studies, VLSI Design and Embedded Systems, VTU, Belgaum.	
3	PhD Thesis Title	TIQ Technique Based Low Power Flash Analog to Digital Converter	
4	Research guide Name	Dr. V. Sridhar	
	Department and Designation	Principal, PES College of Engineering, Mandya.	
5	Date of Registration for PhD	May 2006	
	University /Branch	VTU, Belgaum.	
6	Date of Award of PhD degree	15.11.2011	
7	<p data-bbox="256 994 448 1032"><u>Brief synopsis</u></p> <p data-bbox="256 1048 1441 1637">This thesis addresses the design of Flash ADC using Threshold Inverter Quantizer (TIQ) Comparator, Quantized Differential (QD) Comparator, CMOS Linear Tunable Transconductance Element (CMOS-LTE) Comparator and Leakage Current Threshold (LCT) Comparator. The TIQ comparator uses two cascaded inverters as a voltage comparator and the QD Comparator uses Differential amplifier with cascaded inverters as a comparator. The TIQ Comparator is single ended and is very sensitive to power supply noise. The power dissipation in QD Comparator is relatively more. To overcome these problems, CMOS-LTE Comparator has been designed, which improves the Power Supply Rejection Ratio (PSRR) and also reduces the power dissipation. Reference voltages in all these comparators are generated by systematically sizing the transistors of the comparators, thus completely eliminating the resistive ladder network required for the architecture.</p> <p data-bbox="256 1653 1441 1854">The thesis also discusses LCT Comparator that uses the TIQ concept and leakage current for the generation of reference voltages. Accordingly, it is observed that, there is a substantial improvement in the PSRR and power dissipation. Finally the Optimized Flash ADC design with $2^n/2$ comparators is discussed.</p>		